A very simple and efficient scheme for jitter reduction is proposed for a carrier frequency recovery loop using phase differential frequency estimation, which estimates the current frequency offset based on the difference of the average phases of two successive intervals. Analytical and numerical results presented in this paper show that by simply overlapping the observation intervals by half for frequency offset estimations, both the steady-state and transient performances can be improved. The proposed scheme does not require any additional hardware circuitry, but results in improved performance even with reduced complexity.
I. Introduction
In closed-loop synchronization algorithms, an instantaneous synchronization error should be estimated for proper updates of local timing, phase, or frequency. Most synchronization loop design procedures usually focus on the designs of synchronization error detection algorithms and feedback loop filters [1] - [3] . In this paper, we propose a simple but efficient modification of the observation window control scheme that significantly improves the synchronization performance.
We consider a carrier frequency recovery loop for directsequence spread-spectrum (DS-SS) signals under additive white Gaussian noise. We assume a simple carrier frequency offset estimation algorithm is employed that estimates the current frequency offset based on the average carrier phases of two successive observation subintervals [4] - [8] . In most of the previous literature, a new observation window for carrier frequency offset estimation starts after the local oscillator frequency is updated according to the previous offset estimate. The observation intervals are not overlapped, so that the estimate is a random process whose mean is a function of the local frequency offset only over the observation interval. This scheme simplifies the analysis since the frequency offset estimator can be modeled as a simple function of the local frequency offset and an additive estimation error. In this paper, a simple modification is made such that the observation intervals for successive frequency offset estimations are overlapped by half. Analytical and numerical results show that the proposed modification improves in terms of both the steady-state frequency jitter variance and the convergence speed.
This paper is organized as follows. The conventional and proposed carrier frequency recovery schemes are described in detail in section II. In section III, analytical expressions for both the steady-state and transient performances of the two schemes are derived, while analytical and numerical results are presented and discussed in section IV. Finally, conclusions are drawn in section V.
II. Description of the Conventional Scheme and the Proposed Modification Figure 1 shows a typical carrier frequency recovery loop structure for DS-SS signals. The input signal to the synchronization circuit is a complex baseband signal, usually oversampled for a digital matched filter. The pseudorandom noise (PN) code timing of the received signal is then coarsely acquired after the chip rate decimation, resulting in a chip timing offset within a fraction of the chip duration. After the coarse timing acquisition, the chip-rate samples are multiplied with a locally generated complex tone whose frequency is controlled according to the low-pass filtered carrier frequency offset estimates. The multiplier output signal is fed to both the fine PN code timing tracking loop and the carrier frequency recovery loop for further iterative refinement.
We assume that the simple phase-differential algorithm is employed for the residual carrier frequency offset estimation as in [4] - [8] , which estimates the offset from the difference between the average phases of two successive correlations with the local PN code. In this paper, let us focus on the carrier frequency recovery and assume that the PN code timing is properly recovered so that the timing offset is negligible.
The operation of the conventional loop is illustrated in Fig.  2(a) . Each interval observed for carrier frequency offset estimation consists of two subintervals, and the frequency offset Δf k is estimated from the difference of the average phases is then low-pass filtered to be used to update the local numerically controlled oscillator frequency [9] . In Fig. 2(a) , F(z) is the discrete-time Fourier 
for any discrete-time random process g k . In the conventional synchronization loop, the local carrier frequency is updated every two correlation intervals so that proper estimation can be made after the local carrier frequency update.
In order to mitigate the degradation due to the slow loop updates or the large delay in the loop [10], we propose to overlap the observation interval for successive estimations by half so that the local carrier frequency is updated every correlation interval, as shown in Fig. 2 Average phase over each sub-observation interval in the calculation of both of them. The carrier frequency offset estimate in the loop is thus not a true estimate of an instantaneous offset but is rather a low-pass filtered version of it. It can be expected that the low-pass characteristics may improve both the steady-state jitter variance and loop convergence. The fast local frequency updates are also expected to improve the loop convergence further.
III. Steady-State and Transient Performance Analyses
In this section, we analyze the performance of the two carrier frequency recovery schemes for a unit-step input frequency offset under additive white Gaussian noise. As for the conventional scheme, both the first-order and second-order loops are analyzed since the proposed modification increases the loop order by one, as will be shown in section III.2.
Conventional Scheme
Let us first analyze the performance of the conventional scheme. The average carrier phases over the earlier and later halves of the k-th observation interval, k θ ′ and k θ ′ ′ , can be written as , 2 3 and 2
respectively, where the observation interval length, T A , is equal to the local carrier frequency update interval, θ k-1 and Δf k are the initial carrier phase and local carrier frequency offset of the k-th observation interval, and and are the phase estimation errors for the earlier and later halves of the k-th interval, respectively. Under proper loop operation, the phase detector characteristic can be linearly approximated since the carrier frequency offset is small. The frequency offset estimate for the conventional scheme,
obtained from the k-th observation interval, can then be written as
and the phase estimation errors and can be approximated to be Gaussian with an identical variance equal to half of the reciprocal of the signal-to-noise ratio at the correlator output.
In case of the first-order loop, the local carrier frequency is controlled according to the frequency offset estimate as follows:
where K A is the loop filter coefficient.
From (3) and (4), the transfer function of the loop can be obtained as
and the unit-step response as 
and thus
As the variance of the estimation error is the equivalent noise bandwidth of the loop [2] is
In the steady-state, the frequency offset is small enough such that can be approximated as where [ ]
respectively. If the equivalent noise bandwidth is sufficiently smaller than the loop update frequency 1/T A , the damping factor of the loop can be approximated as in [10] as . 2 , , ,
The unit-step response of the loop can be easily derived to be Similarly to the previous manipulations, if the mean squared carrier frequency offset converges to a unique value as we can write the steady-state frequency jitter variance as
Since we can also obtain 
Proposed Scheme with Overlapped Observations
In the proposed scheme, the average carrier phases over the k-th and (k+1)th correlation intervals, k θ and 
where T B is the local frequency update interval length, which is equal to the correlation interval length, and n B k is the phase detector output noise component of the k-th correlation interval. The carrier frequency offset estimate for the proposed scheme, ,
obtained from the k-th and (k+1)th correlation intervals, can be written as
and the local carrier frequency offset update equation is given by
where K B is the loop filter coefficient.
B
From (21) and (22), the transfer function of the proposed loop is obtained to be
It should be noted that the overlapping of observation windows increases the loop order by 1.
If the equivalent noise bandwidth is sufficiently smaller than the loop update frequency 1/T B , the damping factor of the loop can be approximated as From (23), we can obtain the unit-step response as From (8), (9), (18), (19), (28), and (29), we can see that the steady-state jitter variance is not guaranteed to be identical only by assuming identical equivalent noise bandwidths. In the next section, we additionally assume that either the steady-state jitter variance or the pull-in time is identical for fair comparisons between different schemes.
IV. Numerical Results
In this section, we compare the steady-state and transient performances of the two schemes considered via computer simulations. We assume that the chip rate is 4 Mchips/second and the chip signal-to-noise ratio is 0 dB. Throughout this section, all the loops are assumed to have an identical equivalent noise bandwidth [2] of 200 Hz, and the initial carrier frequency offset is given by 6 kHz. The steady-state frequency jitter variances presented in this section are measured over more than 40,000 local frequency updates after convergence. As a reference, we set the sampling frequency of the conventional loop equal to the chip rate.
First, we set T A = 2T B to have an identical pull-in range, which is defined as the range of frequency offset that can be successfully converged to zero in the absence of noise and interference [3] . The pull-in ranges of the conventional and proposed schemes are (-1/T B A , 1/T A ) and (-0.5/T B B , 0.5/T B ) in Hz, respectively, which should outrange the initial carrier frequency offset. Since we assume the initial carrier frequency offset of 6 kHz, we choose the correlation length to be 32 chips for the conventional loop. The correlation length of the proposed loop should be 16 chips for the identical steady-state jitter variance of 3.96×10 Hz , which can be easily derived from (8) , (9), (28), and (29). In order to meet these conditions, we assume that 2:1 decimation is applied at the input to the carrier frequency offset estimator. The simulation and analytical results are shown in Figs. 3(a)  and 3(b) , respectively. We can first verify that the analytical results on the transient and steady-state performances are accurate. We can also observe that the convergence of the proposed loop is approximately 18.2 times faster than the conventional first-order loop under the conditions of the identical steady-state jitter variance. The dotted curves in Fig. 3 show the performance of the second-order loop with an identical damping factor to that of the loop proposed. The pull-in time is slightly reduced compared with the first-order loop, but is still 15.7 times larger than the proposed one. Now, let us consider another case where T A =T B so that the loops have an identical loop update frequency. Similarly to the previous case with T B A = 2T B B , the correlation length of the proposed loop should be as small as 8 chips for the identical steady-state jitter variance and, thus, an 8:1 decimation is assumed at the input to the carrier frequency offset estimator. Note that the large decimation ratio results in reduced signal-to- noise ratio at the correlator output although the complexity and power consumption are improved due to the reduced sampling frequency within the frequency offset estimator. The simulation and analytical results are shown in Figs. 4(a) and 4(b), respectively, from which we can again verify the accuracy of the analytical results in section III. Under the assumption of the identical steady-state jitter variance, the proposed loop is observed to converge 13.1 and 10.8 times faster than the conventional first-and second-order loops, respectively. All the results are summarized in Table 1 .
We can also see that, in all the cases considered in this section, the proposed scheme not only reduces the pull-in time by an order of magnitude but also suppresses overshoots frequently observed in conventional second-order loop operations [3] . In Figs. 3(b) and 4(b) , overshoots appear at approximately 8 ms and 7.5 ms for the conventional secondorder loop.
On the other hand, if we set the pull-in time of the proposed loop to be identical to that of the conventional loops, the steady-state jitter variance of the proposed loop is observed to be reduced by two orders of magnitude. The numerical results are shown in Table 2 .
Finally, the pull-in time simulation results are shown in Table  3 under a two-path channel model for evaluation of the proposed scheme under a multipath channel environment. We arbitrarily assumed that the second path signal is 0.44+j0.35 times the first path signal with a delay of 2.5 μs. From the results, we can see that the proposed scheme still reduces the pull-in time by an order of magnitude under an identical steady-state jitter variance, which is almost doubled due to the multipath channel.
From the results presented in this paper, we can conclude that the simple modification of overlapping the observation 
V. Conclusions
In this paper, we have proposed a very simple modification to a conventional phase-differential carrier frequency recovery loop, where the frequency offset estimation is made based on the difference of the average phases over two successive subintervals. The proposed scheme simply overlaps the observation intervals by half and does not require any additional circuitry. Analytical and numerical results presented in this paper show that the simple modification to the conventional first-order loop can reduce either the steady-state jitter variance by more than 20 dB or the pull-in time by an order of magnitude, which are far better than what can be achieved by increasing the order of the conventional loop.
Although we have considered a carrier frequency recovery loop for DS-SS signals as an example, the proposed modification can be applied to any other synchronization loops of similar structure. 
